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in 3D ICs
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SUMMARY Three dimensional (3D) integrated circuits
(ICs) have the potential to significantly enhance VLSI chip per-
formance, functionality and device packing density. Intercon-
nects delay and signal integrity issues are critical in chip de-
sign. In this paper, we extend the idea of redundant via insertion
of conventional 2D ICs and propose an approach for vias inser-
tion/placement in 3D ICs to minimize the propagation delay of
interconnects with the consideration of signal integrity. The sim-
ulation results based on a 65nm CMOS technology demonstrate
that our approach in general can result in a 9% improvement in
average delay and a 26% decrease in reflection coefficient.
key words: 3D IC, redundant vias, via placement, delay, signal
integrity, impedance matching
1. Introduction
Semiconductor chips have been facing constant pres-
sure to improve their performance with a reduced power
and cost. As technology node of VLSI scales, chip area
and wire length continue to increase, causing increased
interconnect delays. To overcome this problem, some
methods such as repeater/buffer insertion and wire siz-
ing have been developed. However, these methods will
result in other problems like augmented power con-
sumption and thermal integrity. All of the above prob-
lems can have deleterious implications on chip perfor-
mance, reliability and design effort. Furthermore, such
phenomena will be sustained or aggravated as clock fre-
quencies of VLSI systems increase.
Three dimensional (3D) integrated circuits (ICs),
which comprise multiple tiers of active devices, have
the potential to enhance VLSI chip performance, func-
tionality and device packing density [1]. For example,
3D ICs offer an attractive alternative to conventional
2D planar ICs: they can combine different technolo-
gies such as analog and digital circuits within the sin-
gle chip cube to construct a multi-tier (multi-plane)
system. Thus, using 3D ICs allows for integrating the
best technology for a particular portion of an applica-
tion into one chip package.
One of several promising solutions to 3D ICs is
vertical integration, in which multiple layers of active
devices are stacked with vertical interconnects between
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tiers (planes) to form 3D integrated circuits. Depend-
ing on the fabrication technology, 3D ICs can be ac-
complished by different processes or schematics. For
example, chip-level and wafer-level schematics based
on face-to-face or face-to-back stacking have been pro-
posed, where the stacked tiers are bonded with metal
pads or blanket dielectric fusion bonding (or an adhe-
sive interlayer) [1] to achieve interconnection between
the neighboring tiers (wafers or chips). Fig.1 shows
a schematic diagram of 3D IC structure implemented
with a face-to-back process.
Fig. 1 The structure schematic of a 3-tiers’ 3D IC fabricated
with a face-to-back process (The thick vertical lines stand for
through-hole vias for inter-tiers interconnections)
By expanding vertically rather than spreading in
2D planar area, obviously the delay of signal propaga-
tion in interconnects can be decreased due to the de-
creased length of interconnects in 3D ICs. Thus, the
drawback of long interconnects in conventional 2D ICs
can be alleviated. Additionally, 3D ICs technology can
also result in a reduction of total active power, noise
improvement and a greater logical span.
In 3D ICs, signal paths like wires for global clock
distribution consist of multiple-segment interconnects
routed in different tiers and some vertical inter-tier in-
terconnects implemented by vertical through-hole vias
(abbreviated as vias hereafter). Since each tier in 3D
ICs may be fabricated with different technologies or
processes, the impedance characteristics of different
segments of the global interconnects may be disparate
[1]. Furthermore, the impedance characteristics of vias
may also be different from that of horizontal wires.
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Hence, the impedance characteristic of wires for inter-
tier and global interconnects is actually not uniform [2]
in 3D ICs.
Interconnects delay is crucial to the performance
of modern digital VLSI systems, since it is a big frac-
tion of total delay and it is in general increasing with
technology scaling. To maximize performance improve-
ment in 3D ICs, some approaches related to vias place-
ment and wire routing have been proposed in presence
of non-uniform impedance characteristics of intercon-
nects. The authors in [3] assumed that the vertical
wire (via) is in the middle of the net (wire) regardless
of the length and impedance of the wire, and estimated
the delay distribution in their 3D integration schematic
with a RC delay model. Based on a geometric program-
ming tool, Pavlidis et al [2] proposed an approach for
vias placement to minimize the total delay of inter-tier
interconnects with the consideration of the non-uniform
impedance characteristics of interconnects. Their re-
sults showed an average performance improvement of
16% can be achieved, compared to the approach where
vias are equally spaced in a wire. However, the im-
portant signal integrity issues due to the non-uniform
impedance characteristics were not addressed in both
[3] and [2]. It is notable that signal integrity issues such
as reflection resulted by impedance discontinuities can
be very deleterious to digital VLSI systems, since it may
significantly affect the logical operation and reliability
of a VLSI system.
Recently, Lee et al [4] proposed a novel approach
for redundant via insertion to improve yield/reliability
and manufacturability in traditional 2D ICs under via
density constraints. This approach is an extension of
conventional via insertion/placement, since it can help
to decrease partial or complete via failure due to var-
ious reasons (like manufacturing process). According
to their approach, the yield/reliability may be signif-
icantly improved by inserting redundant via properly
without violating via density constraints.
In this paper, we extend the redundant via inser-
tion in [4] to 3D ICs and propose an approach of re-
dundant via placement/insertion to minimize the total
delay for inter-tier or global interconnects. The issue of
signal integrity due to the non-uniform impedance char-
acteristics of interconnects is also carefully addressed.
The main contributions of our work include:
• We extend the idea for redundant via insertion to
3D ICs, and propose an approach to minimizing
the total interconnect delay based on the redun-
dant via insertion/placement.
• We address signal integrity issues of interconnects
with the consideration of non-uniform impedance
characteristics in 3D ICs. In particular, we con-
sider the signal reflection issues that may result
in deleterious effects such as ring and undershoot,
and propose impedance matching to decrease the
reflection coefficient based on the redundant via
insertion.
• We formulate the above considerations to a multi-
objective optimization and propose an efficient al-
gorithm to solve it. In addition, we prove that the
optimization related to our approach is practical.
The rest of this paper is organized as follows.
Some preliminaries about 3D ICs and vias place-
ment/insertion are introduced in Section 2. The prob-
lem formulation is described in Section 3. In Section
4, the simulation methodology is presented. The simu-
lation results and discussion are provided in Section 5.
Finally, in Section 6, we conclude this paper.
2. 3D ICs and Vias Placement/Insertion
Compared to the conventional planar ICs, 3D ICs
are more suitable for the integration of heterogeneous
materials, devices, signals and technologies. Usually,
multiple tiers (also called planes) are included in a
3D IC, and these physical tiers are closely and verti-
cally stacked using bonding process. In 3D ICs, inter-
connects routed in different tiers are connected with
bonding medium (adhesive medium or metal pads) [1]
to construct whole signal paths and achieve inter-tier
communication. Therefore, the impedance character-
istics of interconnects and vias may be very different
from each other, namely, the impedance characteristics
of inter-tier signal paths are non-uniform. Some ap-
proaches have been proposed in [3] and [2] to evaluate
the impact of vias placement/insertion upon total delay
in the presence of non-uniform impedance.
In the traditional 2D ICs, via discontinuities have
a negligible effect on the propagated edge rate and
the near end or far end coupled noise, and its effect
on delay is also insignificant [5]. In 3D ICs, however,
the height of a via can be as high as 20µm above [2],
which is much longer than the vias in 2D ICs. Thus,
the impedance characteristics of wires and vias in 3D
ICs are very different, which may result in signal in-
tegrity issues such as signal reflection due to discontin-
uing impedance characteristics. For example, signal re-
flection occurs once the impedance characteristic alters
in signal propagation path [6]. Therefore, it is neces-
sary to consider the impacts of via on delay and signal
integrity in 3D ICs to evaluate real performance of 3D
integration VLSI systems.
Lee et al [4] proposed a redundant via insertion ap-
proach in 2D ICs using the methods of end-line exten-
sion and redundant vias insertion adjacent to a single
via (we call these methods as redundant via insertion
for simplicity hereafter). Fig.2 shows the structure of
redundant via insertion when the line end extension is
applied. In an 2D IC layout, a via provides the con-
nection between net segments from neighboring metal
layers. Partial or complete vias failure may occur due
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to different reasons, such as cut misalignment and line-
end shortening during a fabrication process, electromi-
gration and thermal stress. As a consequence, these via
failures usually result in an increased contact resistance
and parasitic capacitance, or leave an open net in a cir-
cuit and invalidate the functionality of overall design.
By redundant via insertion, both partial and complete
vias failure can be alleviated. Exploiting the methods
and algorithms proposed in [4], via density constraint
will not be violated, while the yield/reliability and man-
ufacturability can significantly be improved.
Fig. 2 Redundant via insertion (line end extension)
In vertical integration-based 3D ICs, the reliable
formation of high-aspect-ratio (AR) vias are required
to connect different wafers or chips to achieve commu-
nication among them [1]. However, all metallization
techniques have their specific limitations on the max-
imum available aspect ratio of vias, which will result
in an additional design constraint with respect to the
layout of 3D ICs. Considering such a condition, it is
necessary to pay attention to the issues of reliability
and limitation of vias fabrication in 3D ICs, compared
to vias in conventional planar VLSI systems. By the
application of redundant vias insertion in 3D ICs, it is
possible to decrease the aspect ratio of vias. Also, it
can relax design constraint and improve the reliability
and manufacturability/yield of 3D VLSI systems like
that in 2D VLSI systems.
Moreover, by inserting a redundant via near the
original via, the current handing capacity of via can be
increased, and the impedance characteristic and par-
asitics of via may also be altered. Therefore, the idea
about redundant via insertion introduced in [4] offers us
an opportunity to conduct via sizing or vias insertion to
minimize the delay and consider signal integrity simul-
taneously without violating via density constraint. For
example, we can extend via size along the wire rout-
ing direction or the direction perpendicular to the wire
routing direction in available routing area. It is similar
to inserting an additional via at the side of original via
(see Fig.3). Consequently, in this paper, we extend this
idea to 3D ICs, and propose a redundant via insertion-
based approach to minimizing the delay of inter-tier
interconnect while addressing also the signal integrity
issues.
Fig. 3 Via sizing by redundant via insertion
3. Problem Formulation and Optimization
In this section, we first describe the delay calcula-
tion of inter-tier interconnects, then we introduce the
impedance matching that is helpful for improving sig-
nal integrity. We summarize the problem formulation
and propose the optimization method in Section 3.3.
3.1 Delay Modeling
Since the delay of interconnects is crucial to the per-
formance of VLSI systems, it is important to find an
optimum scheme of via placement for an interconnect
in 3D ICs to minimize the total delay of the intercon-
nect with the consideration of non-uniform impedance.
As the interconnect length and operating speed en-
tered the nanoscale regime and gigascale regime, re-
spectively, the inductance component becomes compa-
rable to resistance component in circuits of VLSI (spe-
cially for Cu-based interconnect technology with a low
resistance) [7]. Thus, the more advanced RLC model
should be adopted to fully analyze the timing feature
of interconnects.
In this paper, our primary goal is to minimize total
signal propagation delay for given inter-tier intercon-
nects. Without loss of generality, we consider a global
inter-tier distributed RLC interconnect going through
n tiers, as illustrated in Fig.4. Since buffer/repeater in-
sertion is an efficient method to satisfy delay constraint
for long wire, we assume that one inverter is inserted
in each tier (please refer to Fig.4).
We use li (i = 1, ..., n) to denote the length of seg-
ment that is routed in Tier i, and use hi (i = 1, ..., n−1)
to denote the height of via that connects Tier i and Tier
(i+ 1). The sum of length of all the segments and the
height of vias should be the total given length L, i.e,
n∑
i=1
li +
n−1∑
i=1
hi = L (1)
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Fig. 4 Equivalent circuit of driver-interconnect-load structure
of inter-tier interconnect in 3D IC
The total delay D of such an interconnect is the sum
of all the segments delay dli and vias delay dhi , which
can be expressed as:
D =
n∑
i
dli +
n−1∑
i
dhi (2)
Since each tier i (i = 1, ..., n) may be of different
impedance characteristic, we can alter the position of
each via to minimize the total delay of the interconnect.
The length of segments li should satisfy [2]:
lmini ≤ li ≤ L−
n−1∑
j=1,j 6=i
lminj −
n−1∑
j
hj (3)
Here lmini is the minimum permitted length of segment
in Tier i, and it is determined by design rule or design
constraints.
3.2 Impedance Matching
If a signal is traveling down an interconnect and the
instantaneous impedance the signal encounters at each
step ever changes, some of the signal will be reflected
and the remaining distorted signal will continue down
the line. These reflections and distortions lead to degra-
dation in signal quality and cause signal integrity issues,
such as ring and undershoot [6]. Therefore, it is neces-
sary to consider impedance matching in the design of
signal propagation. In this section, we consider the sig-
nal reflection resulted from the impedance mismatch-
ing as the our second goal (remember our first goal is
to minimize the total delay of interconnects).
Since signal reflections occur whenever the instan-
taneous impedance changes, we consider the issue of
impedance matching by redundant via insertion when
we perform via placement.
According to the transmission line theory, the
amount of signal that is reflected depends on the mag-
nitude of the change in the instantaneous impedance.
The reflection coefficient ρ is used to measure the
amount of reflected signal and it is expressed by fol-
lowing Equation (4) when signal enters segment 2 from
segment 1 [6]:
ρ =
Z2 − Z1
Z2 + Z1
(4)
Here Z1 is the instantaneous impedance of the segment
1 from which the signal initially enters, Z2 is the instan-
taneous impedance of the segment 2 where the signal
just enters.
The instantaneous impedance of wire depends on
the cross section of the wire and the material prop-
erties [6], and it should be equal to the characteristic
impedance of the wire for an impedance-controlled in-
terconnect. The characteristic impedance Z0 of trans-
mission line with distributed R, L, C and G compoents
can be determined by the following Equation (5) [8]:
Z0 =
√
R+ j$L
G+ j$C
(5)
In the cases when the frequency is high enough, Equa-
tion (5) can be reduced to [8]:
Z0 =
√
R+ j$L
G+ j$C
≈
√
L
C
(6)
Thus, based on Equation (4) and Equation (6), we can
calculate the reflection coefficient ρi (i = 1, ..., n − 1)
when signal enters via hi from a segment li of intercon-
nect in Tier i as:
ρi =
Z0li − Z0hi
Z0li + Z0hi
(7)
Then we can minimize the reflection coefficient ρi using
via sizing based on the idea of redundant via insertion
described in Section 2.
3.3 Problem Summarization and Optimization
Based on the above analysis, we summarize our prob-
lem as follows.
Given a total length of L for inter-tier interconnect
through n tiers and the permitted maximum/minimum
via size Vvia−max/Vvia−min (the height of via is fixed
and can not be changed), to find a proper size and
position of each via (n− 1) to minimize the total delay
D of the interconnect and the reflection coefficient of
each tier ρi:
Minimize
D =
n∑
i
dli +
n−1∑
i
dhi
ρi =
Z0li − Z0hi
Z0li + Z0hi
, i = 1, · · · , n− 1
subject to
n∑
i=1
li +
n−1∑
i=1
li = L
lmini ≤ li ≤ L−
n−1∑
j=1,j 6=i
lminj −
n−1∑
j
hj
Vvia−min ≤ Vviah,i ≤ Vvia−max, i = 1, · · · , n− 1
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This is a multi-objective optimization problem, and
it can be decomposed into two equivalent sub-
optimization problems: via-sizing and vias inser-
tion/placement. Based on an iteration procedure, we
can solve this optimization problem.
We first set the size of each via to an initial value
(for example, the permitted minimum size) and per-
form vias insertion/placement to minimize the total de-
lay with the consideration of non-uniform impedance.
For each vias insertion/placement corresponding to the
minimum total delay, we then alter the size of each
via to minimize reflection coefficient ρi (i = 1, . . ., n −
1). Since the total delay of the interconnect may be
changed for each new vias size, we need to verify the
total delay based on the new vias size. If a greater total
delay is obtained, a new vias insertion/placement will
be conducted again based on the new vias size. Based
on the above iteration, we will finally find the minimum
total delay for the interconnect and the corresponding
reflection coefficient. We summarize the above proce-
dure as following algorithm:
1. Initialize Vviai = Vvia−min, i = 1, . . ., n− 1
2. Perform vias insertion/placement to minimize the
total delay of whole interconnect
3. Repeat
a. Resize each via Vviai (Vviai ≤ Vvia−max), com-
pute and find the minimum ρi, i = 1, . . ., n−1
b. Check the total delay
c. Perform vias insertion/placement for a greater
total delay
d. Update vias’ geometric size, position and the
total delay of interconnect
4. Return the optimum results
Since the expressions of segment and via delay
can not be expressed as a simple linear form, the La-
grangian relaxation can be utilized to pre-process them
in order to obtain the solution more efficiently.
4. Simulation Methodology and Setup
To verify our approach proposed in this paper, we con-
ducted some simulations. The simulation methodolo-
gies are described in this section.
4.1 Delay Calculation
Since we adopt a distributed RLC interconnect struc-
ture to model the interconnects in 3D ICs, we calculate
the delay of interconnects based on a distributed RLC
model proposed in [7]. According to [7], an empirical
RLC delay equation based on curve-fitting was derived
as:
t50% = (e−2.9ζ
1.35
+ 1.48ζ)/$n (8)
where
$n =
1√
Lint(Cint + CL)
(9)
ζ =
Rint
2
√
Cint
Lint
RT + CT +RTCT + 0.5√
1 + CT
(10)
RT = Rs/Rint (11)
CT = CL/Cint (12)
here CL is the load capacitance, Rint, Cint and Lint are
the total line resistance, capacitance, and inductance,
respectively, and Rs is the output resistance of driver
(inverter).
Remark 1: The objective function D (Equation
(2)) based on the delay Equation (8) (Equation (1)) is
convex under constraint L.
Proof. First we observe that the delay of a wire can
be considered as the function of its length, since the
electronical parameters in Equation (8) like intercon-
nect resistance (Rint), capacitance (Cint) and induc-
tance (Lint) can be written as the function of inter-
connect length. Also, the ζ (Equation (10)) is non-
negative under interconnect length constraint L (Equa-
tion (1)). Furthermore, since the function f(x) = ex is
strictly convex in the interval (−∞,+∞), so the mono-
mial e−2.9ζ
1.35
is also convex. Additionally, it is notable
that $n (Equation (9)) is non-decreasing function. Ac-
cording to [9], the delay equation (8) is hence convex.
Similarly, we can know that the objective function D
(Equation (2)) is also convex.
According to Remark 1, the objective function D
has a single global minimum, which implies that our
approach is practical under the RLC delay model.
It is notable that other delay models/equations can
also be used in our approach. For example, we can
prove that the objective functionD with the traditional
or fitted Elmore delay model is also convex. Notice that
the objective function D expressed by Equation (2) is
of a separable non-linear form, so it can also be trans-
formed into a form solved by geometric programming
tools efficiently.
4.2 Parasitic Extraction of Vias
Since we intend to minimize the reflection coefficient of
different segments and the delay resulted from vias, it
is necessary to calculate the parasitic parameters such
as resistance, capacitance and inductance of vias. Nev-
ertheless, it is impractical to extract accurate parasitic
parameters with existing equations rapidly. In this pa-
per, we apply the following methods to extract the resis-
tance, capacitance and inductance of vias respectively.
The vias’ resistance Rvia can be simply evaluated
as Rvia = r · l/w, where r, l and w are the resistance of
unit length interconnect, the interconnect length and
interconnect width, respectively.
For the evaluation of capacitance, we adopt a
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quasi-3D on-chip capacitance model proposed in [10] to
calculate interconnect capacitance. Since the detailed
layout of vias is unknown, we can only calculate the self
component of vias’ capacitance, i.e., the capacitance of
vias coupling to substrate.
Finally, we need to calculate the inductance used
in the RLC delay model. Notice that it is usually
formidable to extract the accurate interconnect induc-
tance, because the current return paths are very compli-
cated in a real chip. To make the evaluation of intercon-
nect inductance tractable, we adopt here the formulas
proposed in [11] to extract the inductance. Similar to
the calculation of capacitance, the mutual inductance
between one via and the others can not be computed
without the detail layout.
Notice again that we use those parasitic extraction
equations described here only for enabling the simula-
tion of our approach, the accurate parasitic parame-
ters can be extracted accurately with 3D field solver
by EDA tools when detailed layouts of chip are almost
determined.
4.3 Parameters Settings
Our simulation are conducted based on a 65nm CMOS
technology under the Berkeley Predictive Technology
Model (BPTM) [12]. We assume that a 50X size in-
verter is inserted into each segment of tier. The output
resistance Rs and input capacitance of inverter are cal-
culated with SPICE. The load capacitance CL is 0.1pF .
To mimic the different impedance characteristics
of each tier in 3D ICs, the range of resistance, capac-
itance of interconnect are the same as the ranges pro-
posed in [2] and they are extracted for several inter-
connect structures using a commercial impedance ex-
traction tool. The resistance of segments ranges from
5Ω/mm to 25Ω/mm, and the capacitance of segments
ranges from 100fF/mm to 300fF/mm. The induc-
tance ranges from 650pH/mm to 17.9nH/mm, where
the minimum value is the same as that in [7] and the
maximum value is the same as that used in [13]. The
minimum length routed in each tier is set as 20µm.
We assume that the height of via that connects
two tier ranges from 20µm to 40µm. Depending upon
the size of via, the resistance, capacitance and induc-
tance of via are calculated using the methods/equations
mentioned in Section 4.2. The cross-section of via
is supposed to be rectangle and its size ranges from
100nm× 100nm to 300nm× 600nm.
We tested 3 inter-tier interconnects whose length
are 1.5mm, 2.5mm and 3.5mm, respectively. These
interconnects are supposed to be routed in 3D ICs with
4, 6, 8 and 10 tiers. We also assume that the tiers are
bonded with copper metal pads.
5. Simulation Results
We accomplished the simulations with MATLAB. In
this section, we first show the delay improvement
based on our approach, then we explore the effects of
impedance matching on reflection coefficient.
5.1 Delay Results
The detailed results of optimum delay (Dopt) are listed
in Table 1, the delay results (Dequ) for the interconnect
divided equally by vias are also listed in Table 1 in order
to compare with the optimum ones.
Table 1 Delay results of interconnects
Tiers
(n)
Length of
wires (L)
Dequ (ps) Dopt (ps) Delay Improve-
ment (%)
4
1.5mm 32.87 29.63 9.86
2.5mm 40.36 37.47 7.16
3.5mm 52.54 48.79 7.14
6
1.5mm 34.74 30.42 12.44
2.5mm 43.41 39.82 8.27
3.5mm 54.96 51.87 5.62
8
1.5mm 35.79 31.45 12.13
2.5mm 46.75 44.08 5.71
3.5mm 56.81 53.43 5.95
10
1.5mm 38.26 32.22 15.79
2.5mm 49.34 45.18 8.43
3.5mm 57.49 54.17 5.77
Average 8.7%
The results in Table 1 indicate that the total delay
for all 3 inter-tier interconnects based on our approach
are smaller than that of interconnects divided by vias
equally, where the maximum delay improvement is as
high as about 16% for a 1.5mm wire routed in a 10-tiers
3D IC. We can also see from Table 1 that an average
delay improvement of 8.7% is obtained for all 3 inter-
connects, compared to the instance where interconnects
is divided by vias equally.
A further observation to results in Table 1 reveals
that the relatively short interconnects routed in many
tiers have greater delay improvement than long ones
routed in few tiers. It means that the relatively short
interconnects are more sensitive to different impedance
characteristics of tiers in 3D ICs than long ones.
It is notable that delay improvement in our ap-
proach is smaller than that in [2]. The reason is that
a distributed RLC delay model is adopted and a in-
verter is inserted into the segments in each tier in our
simulation to imitate the actual scenario, so the over-
all delay of interconnect has been significantly reduced,
thus leave a small space for further delay reduction.
5.2 Improvement of reflection coefficient
To explore the effects of impedance matching based on
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our approach, we calculate the average reflection coef-
ficient of all 3 interconnects for both optimum method
(ρopt) proposed in this paper and equal-space vias
placement (ρequ). The corresponding results are listed
in Table 2.
Table 2 Results of reflection coefficient
Tiers
(n)
Length of
wire (L)
ρequ ρopt Improvement (%)
4
1.5mm 0.11 0.09 18.18
2.5mm 0.14 0.12 14.29
3.5mm 0.13 0.11 15.38
6
1.5mm 0.14 0.09 35.71
2.5mm 0.21 0.13 38.1
3.5mm 0.21 0.14 33.33
8
1.5mm 0.14 0.13 7.14
2.5mm 0.24 0.21 12.5
3.5mm 0.23 0.16 30.43
10
1.5mm 0.18 0.12 33.33
2.5mm 0.22 0.14 36.36
3.5mm 0.24 0.15 37.5
Average 26
In the Table 2, a significant difference can be
observed in the reflection coefficient, depending on
whether the impedance matching is considered or not.
The maximum improvement is up to 37% for 3.5mm
wires routed in a 10-ters 3D IC; and the average im-
provement of reflection coefficient for all 3 interconnects
is as high as about 26%. The low relatively improve-
ment for the 1.5mm wire routed in a 8-tiers 3D IC
appears (the absolute improvement of reflection coeffi-
cient is only 0.01). It is likely that our approach can
not handle them to obtain a small reflection coefficient,
due to a big difference in the characteristic impedance
between segments in the wire and vias. Nevertheless,
we obtained a considerable average improvement of re-
flection coefficient in the overall cases.
Generally, the results in this section reveal that
our approach is valid for via insertion/placement in 3D
ICs. It can not only decrease the total delay of inter-
tier interconnects but also reduce the signal reflection
and thus improve the signal integrity.
Notice that we calculate the characteristic
impedance Z0 of all segments and vias approximately
with Equation (6) here. An accurate calculation of
characteristic impedance of segments and vias can be
achieved by some EDA tools with field solver. Other
accurate characteristic impedance formulas can also be
integrated into our approach without affecting the va-
lidity of our approach.
6. Conclusions
Based on the extended idea of redundant via inser-
tion in 3D ICs, we propose an approach that supports
via placement and impedance matching simultaneously
when routing wires and placing vias. Simulation results
demonstrate that our approach is valid and show a sig-
nificant improvement in reflection coefficient. Thus, our
approach is promising to improve the design of 3D ICs,
especially in post routing stage of such design.
We expect that the idea of redundant via inser-
tion/placement can also be exploited in power and clock
distribution networks to enhance their performance in
the presence of process variations [14], [15] in 3D ICs.
In addition, this idea can also be applied to thermal via
insertion for improving the stability of whole system.
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